Abstract-The quantitative evaluation of the impact of key sources of statistical variability (SV) are presented for LP nMOSFETs corresponding to 45nm, 32nm and 22nm technology generation transistors with bulk, thin body (TB) SOI and double gate (DG) device architectures respectively. The simulation results indicate that TBSOI and DG are not only resistant to random dopant induced variability, but also are more tolerant to line edge roughness induced variability. Even two technology generations ahead from their bulk counterparts, DG MOSFETs will still have 4 times less variability than bulk devices.
INTRODUCTION
Statistical variability (SV), which arises from the discrete nature of charge and the granularity of matter, is one of the fundamental limitations of device scaling [1] . According to ITRS 2007 [2] , bulk MOSFET scaling is rapidly approaching an end and random discrete dopants (RDD) are one of the important limiting factors on bulk scalability. New device architectures, such as ultra thin body (UTB) and double gate (DG) SOI will be required in the near future in order to keep the benefits of scaling on track. For example, the ITRS predicts that UTB SOI will be introduced in 2010 for HP applications. In concept, these new architectures are more RDD resistant. However, from a yield perspective, the early quantitative evaluation of the magnitude of SV in new device architectures is still extremely important since SV has to be contained by design margins due to its purely random nature. For instance, although UTB SOI devices tolerate very low channel doping and hence have reduced RDD SV, the impact of RDD in the source/drain regions still needs to be taken into account. At the same time, studies of the impact of line edge roughness (LER), which is notoriously difficult to scale due to the molecular structure of photoresist, show that in bulk MOSFETs beyond gate lengths of 20nm it can overtake RDD in becoming the dominant IPF source [3] . This implies that the impact of LER on UTB SOI and DG device SV cannot be ignored and has to be studied in detail. Finally, some concerns were raised in the past that SV associated with statistical body thickness variations introduced by atomic scale interface roughness may play important role in UTB and DG device architectures [4] [5] .
In this paper using 3D statistical device simulations, we study the impact of the above three sources of statistical variability on 45nm, 32nm and 22nm technology generation transistors with bulk, thin body (TB) SOI and double gate (DG) device architectures respectively
II. DEVICE STRUCTURE AND CALIBRATION
The simulated devices are 32nm UTB SOI and 22nm DG template device architectures, corresponding to LP devices at the 32nm and 22 nm technology generations respectively, developed by the PULLNANO consortium. Bulk LP nMOSFETs from the STMicroelectronics 45nm technology platform were also simulated as reference devices in this variability study [6] and the results are compared with experimentally measured variability. The device structures and doping profiles are shown in Fig.1 . For 45nm node bulk devices, the physical poly-gate length is 42nm, and effective oxide thickness (EOT) is 1.7nm.
Both 32 and 22 nm technology generation devices feature TiN metal gate and high-k dielectric. The physical gate lengths are 32 and 22nm, EOT are 1.2 and 1.1nm, and silicon body thicknesses are 7 and 10nm respectively with a low p-type doping concentration of 1.2×15cm -3 in the channel region. The simulations were carried out with the Glasgow statistical 3D device simulator, which solves the carrier transport equations in the drift-diffusion approximation with Density Gradient (DG) quantum corrections for both electrons and holes [7] . The simulator has been calibrated against the I d -V g characteristics of the 32 and 22 nm devices obtained from a commercial TCAD simulator, by adjusting the effective mass parameters involved in DG formalism, and the mobility model parameters. The simulations were carried at a low drain bias of 50mV, and high drain bias of 1.1V for 45nm technology generation devices. The high drain bias was reduced to 1V for 32 and 22nm technology generation devices. The calibration results are shown in Fig. 2 . Good agreement has been achieved between the commercial TCAD and the Glasgow atomistic simulator. Both RDD and LER are studied for 45nm, 32nm and 22nm technology generation devices. Poly Gate Granularity (PGG) is investigated as an important additional variation source for bulk MOSFET, while Body Thickness Variation (BTV) and its associated Oxide thickness fluctuations (OTF) are studied as additional sources of UTB SOI and DG device variability. In the simulations, the RDD are generated from a continuous doping profile by placing doping atoms on silicon lattice sites within the device with a probability determined by the local ratio between dopant and silicon atom concentration [8] . The LER is introduced through 1D Fourier synthesis. Random gate edges are generated from a power spectrum corresponding to a Gaussian autocorrelation function [9] . For all devices, RMS amplitude ∆ is 1.3 nm, which is the value achievable with present state-of-the-art lithography systems [10] . Correlation length Λ is 30nm for the 45nm technology generation, and 25nm for the 32nm and 22nm technology generations respectively. The PGG is introduced by the random generation of poly-grains for the whole gate region from a large AFM image of polysilicon grains [11] , while the average grain size is 65nm. BTV (OTF) is introduced through 2D Fourier synthesis, and both top and bottom random interface roughness are generated from a power spectrum corresponding to an Exponential autocorrelation function. The digitalized roughness step is 0.3nm, with a correlation length Λ of 1.8nm [12] .
IV. RESULTS AND DISCUSSION
For each individual source of variability, 3D simulations of 200 statistically different MOSFETs were carried out in order to extract the threshold voltage variation. The typical potential distributions introduced by RDD for the 45nm, 32nm and 22nm technology generation devices are shown in Fig. 3 . The much smoother potential distribution in the channel regions of the UTB SOI and DG device clearly demonstrates the improved RDD variability associated with the very low channel doping concentration. Although all three technology nodes have similar LER parameters, the variation results are quite different from these which might be anticipated. Despite both UTB SOI and DG devices having much shorter channel lengths compared to their bulk counterparts, at low drain bias the LER induced SV in UTB SOI is 6 times better than that of bulk devices, while DG has more than 3 times improvement over bulk devices. At high drain bias conditions, although the improvements are not as great as in the low drain bias case, UTB SOI and DG still show improvements of almost 4 times and 2.5 times respectively. Results in LER simulation indicates UTB SOI and DG devices have much better electrostatic integrity comparing to their bulk counterparts, and are much less sensitive to channel length variation. The relatively large increase in the threshold variation at high drain bias indicates that for UTB SOI and DG devices, DIBL is dominant short channel effect, although its absolute value is much smaller than in the bulk MOSFETs. Due to the much improved RDD performance in UTB SOI and DG devices, the dominant SV source under high drain bias conditions is LER. It has been demonstrated that for thin body SOI with silicon body thickness of 4nm and beyond, a single change of atomic layer will have a dramatic impact on device characteristics [4] . However in our UTB SOI and DG devices with silicon body thickness of 7 and 10nm respectively, the single atomic layer thickness variation has only a weak impact on the position of the electron ground state, and as a result, threshold voltage variation is negligible. Furthermore, the associated OTF induced gate capacitance variation also has a limited impact on threshold voltage variation since V T is mainly determined by the metal gate work function. The overall BTV/OTF results for the UTB SOI and DG transistors are shown in Fig.6 . The main results from the simulation are summarized in Table 1 . The statistical summation of simulated individual contributions on 45nm node LP nMOSFETs gives σV T º 62mV at V ds of 50mV, and σV T º 67mV at V ds of 1.1V. While the measurement of matching test structures gives σV T º 62mV at V ds of 50mV, and σV T º 69mV at V ds of 1.1V. This demonstrates the good agreement between simulation and experiment. Due to lack of information on metal gate local work function variation, the impact of metal gate on TBSOI and DG device threshold voltage variation is not included in this study. From the simulation, the overall variation for 32nm node TBSOI device is σV T º 6.2mV at V ds of 50mV, and σV T º 11mV at V ds of 1.0V, and increases to σV T º 8.6mV at V ds of 50mV, and σV T º 15mV at V ds of 1.0V for 22nm node DG device. The impact of key SV sources, such as RDD, LER PPG and BTV, on 45nm, 32nm and 22nm technology technology generation LP nMOSFETs have been investigated in detail. This study covers three generations of device architectures: bulk, UTB SOI and DG. For 45nm node bulk technology, simulation results agree well with measurement, although measurement for 32nm node TBSOI and 22nm node DG device are not currently possible. Simulation results indicate that compared to their bulk counterparts, UTB SOI and DG MOSFETs not only have much lower RDD variability, but also have significantly improved LER variability due to much better electrostatic integrity. The overall variation introduced by the key SV sources can be more than 4 times less in the DG transistors, two generations in advance of their bulk counterparts, which indicates that the scaling window of silicon CMOS is still open from an SV perspective, but will require the introduction of UTB device concepts.
